


# Photoflash Capacitor Charger with IGBT Driver

# **Features and Benefits**

- Power with 1 Li+ or 2 Alkaline/NiMH/NiCAD batteries
- Adjustable output voltage
- >75% efficiency
- Three levels of switch current limit: 1.0, 1.2, 1.4 A
- Fast charge time
- Charge complete indication
- Integrated IGBT driver with trigger
- No primary-side Schottky diode needed
- Low-profile packages

## Packages:



TDFN/MLP (suffix EJ) 10-pin, 3 mm × 3 mm 0.75 mm nominal overall height



MSOP (suffix LZ) 10-pin, 3 mm × 3 mm 1.10 mm maximum overall height

Approximate Scale 1:1 (

# Description

The A8436 is a highly integrated IC that charges photoflash capacitors for digital and film cameras. It also features an integrated IGBT driver that facilitates the flash discharge function and saves board space.

To charge the photoflash capacitor, the A8436 integrates a 40 V, DMOS switch that drives the transformer in a flyback topology, allowing optimized design with tight coupling and high efficiency. A proprietary control scheme optimizes the capacitor charging time. Low quiescent current and low shutdown current further improve system efficiency and extend battery life.

Three levels of switch current limit are provided: 1.0, 1.2, and 1.4 A. The level is determined by configuring the ILIM pin as grounded, floating, or pulled up to IC supply voltage, respectively.

The CHARGE pin enables the A8436 and starts the charging of the output capacitor. When the designated output voltage is reached, the A8436 stops the charging until the CHARGE pin is toggled again. Pulling the CHARGE pin low stops charging. The  $\overline{\text{DONE}}$  pin is an open-drain indicator of when the designated output voltage is reached.

The A8436 can be used with two Alkaline/NiMH/NiCAD or one single-cell Li+ battery connected to the transformer primary. Connect the VIN pin to a 3.0 to 5.5 V supply, which can be either the system rail or the Li+ battery, if used.

The A8436 is available in a very low profile (0.75 mm) 10terminal 3 mm  $\times$ 3 mm MLP/TDFN package, making it ideal for space-constrained applications, as well as an MSOP. They are lead (Pb) free, with 100% matte-tin leadframe plating.




Figure 1. Typical circuit with separate power supply to transformer

# **Typical Applications**




Figure 2. Typical circuit with single power supply

## **Description (continued)**

Applications include:

- Digital camera flash
- Film camera flash
- Cell phone flash
- Emergency strobe light

#### **Selection Guide**

Part Number	Package	Packing*		
	<u> </u>	<u> </u>		
A8436EEJTR-T	10-pin TDFN/MLP	1500 pieces per 7-in. reel		
A8436ELZTR-T	10-pin MSOP	4000 pieces per 13-in. reel		
*Contact Allegro for additional packing options				



#### **Absolute Maximum Ratings**


Characteristic	Symbol	Notes	Rating	Units	
SW pin	V <sub>SW</sub>		-0.3 to 40	V	
IGBTDRV pin	V <sub>IGBTDRV</sub>		–0.3 to V <sub>IN</sub> + 0.3	V	
FB pin	V <sub>FB</sub>		–0.3 to V <sub>IN</sub>	V	
All other pins	V <sub>X</sub>		-0.3 to 7	V	
Operating Ambient Temperature	T <sub>A</sub>	Range E	-40 to 85	°C	
Maximum Junction Temperature	T <sub>J</sub> (max)		150	°C	
Storage Temperature	T <sub>stg</sub>		-55 to 150	°C	

#### **Package Thermal Characteristics**

Characteristic	Symbol	Test Conditions*	Rating	Units
Package Thermal Resistance	$R_{\theta IA}$	Package EJ, 4 layer PCB, based on JEDEC standard	45	°C/W
r ackage memaintesistance		Package LZ, 4 layer PCB, based on JEDEC standard	103	°C/W

\*Additional information is available on the Allegro website.






# Functional Block Diagram

**Device Pin-out Diagrams** 

**Terminal List Table** 



Number	Name	Function
1	NC	No connection
2	IGBTDRV	IGBT driver gate drive output
3	VIN	Power supply input
4	GND	Device ground
5	CHARGE	Charging enable; set to low to power-off the A8436
6	SW	Switch, internally connected to the DMOS power FET drain
7	TRIGGER	Strobe signal input
8	DONE	Open drain, when pulled low by internal MOSFET, indicates that charging target level has been reached
9	FB	Output voltage feedback
10	ILIM	Switch current limit setting; sets three discreet levels

Package LZ

CHARGE 5

6 SW

(Top Views)




#### ELECTRICAL CHARACTERISTICS Typical values at $T_A = 25^{\circ}C$ and $V_{IN} = 3.3 V$ (unless otherwise noted)

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply Voltage*	V <sub>IN</sub>		3	_	5.5	V
		Charging	_	1.3	_	mA
Supply Current	I <sub>IN</sub>	Charging done	_	1	10	μA
		Shutdown (V <sub>CHARGE</sub> = 0 V, V <sub>TRIGGER</sub> = 0 V)	_	0.01	1	μA
		V <sub>ILIM</sub> < 1.0 V	_	1.0	_	Α
Primary Side Current Limit	I <sub>SWLIM</sub>	ILIM pin floating	1.08	1.2	1.32	Α
		V <sub>ILIM</sub> > V <sub>IN</sub> – 1.3 V	_	1.4	_	A
SW On Resistance	R <sub>DS(On)SW</sub>	V <sub>IN</sub> = 3.3 V, I <sub>D</sub> = 800 mA, T <sub>A</sub> = 25°C	-	0.27	_	Ω
SW Leakage Current*	I <sub>SWLKG</sub>	V <sub>SW</sub> = 35 V	_	_	1	μA
SW Maximum Off-Time	t <sub>OFF(Max)</sub>		_	18	_	μs
SW Maximum On-Time	t <sub>ON(Max)</sub>		-	18	_	μs
CHARGE Input Current	I <sub>CHARGE</sub>	V <sub>CHARGE</sub> = V <sub>IN</sub>	-	-	1	μA
	V <sub>CHARGE(H)</sub>		2	_	_	V
CHARGE Input Voltage*	V <sub>CHARGE(L)</sub>		-	_	0.8	V
DONE Output Leakage Current*	IDONELKG		-	-	1	μA
DONE Output Low Voltage*	V <sub>DONE(L)</sub>	32 µA into DONE pin	-	-	100	mV
FB Voltage Threshold*	V <sub>FB</sub>		1.187	1.205	1.223	V
FB Input Current	I <sub>FB</sub>	V <sub>FB</sub> = 1.205 V	-	-120	_	nA
UVLO Enable Threshold	V <sub>UVLO</sub>	V <sub>IN</sub> rising	2.55	2.65	2.75	V
UVLO Hysteresis	V <sub>UVLOHYS</sub>		_	150	_	mV
IGBT Driver						
IGBTDRV On Resistance to VIN	R <sub>DS(On)I-V</sub>	V <sub>IN</sub> = 3.3 V, V <sub>IGBTDRV</sub> = 1.5 V	-	5	_	Ω
IGBTDRV On Resistance to GND	R <sub>DS(On)I-G</sub>	V <sub>IN</sub> = 3.3 V, V <sub>IGBTDRV</sub> = 1.5 V	-	6	_	Ω
TRIGGER Input Current	I <sub>TRIGGER</sub>	V <sub>TRIGGER</sub> = V <sub>IN</sub>	-	-	1	μA
	V <sub>TRIGGER(H)</sub>		2	-	_	V
TRIGGER Input Voltage*	V <sub>TRIGGER(L)</sub>		_	-	0.8	V
Propagation Delay, Rising	t <sub>Dr</sub>	R <sub>gate</sub> =12 Ω, C <sub>LOAD</sub> = 6500 pF, V <sub>IN</sub> = 3.3 V	-	30	_	ns
Propagation Delay, Falling	t <sub>Df</sub>	$R_{gate}$ =12 $\Omega$ , $C_{LOAD}$ = 6500 pF, $V_{IN}$ = 3.3 V	-	70	_	ns
Output Rise Time	t <sub>r</sub>	$R_{gate}$ =12 $\Omega$ , $C_{LOAD}$ = 6500 pF, $V_{IN}$ = 3.3 V	_	125	-	ns
Output Fall Time	t <sub>f</sub>	R <sub>gate</sub> =12 Ω, C <sub>LOAD</sub> = 6500 pF, V <sub>IN</sub> = 3.3 V	-	125	-	ns

\*Guaranteed by design and characterization over operating temperature range, -40°C to 85°C.




# **Operation Timing Diagram**



Explanation of Events:

- A. Start charging by pulling CHARGE to high, provided that  $V_{IN}$  is above the  $V_{UVLO}$  level.
- B. Charging stops when  $V_{OUT}$  reaches the target voltage. DONE goes low, to signal the completion of the charging process.
- C. Start a new charging process with a low-to-high transition at the CHARGE pin.
- D. Pull CHARGE to low, to put the controller in low-power standby mode.
- E. Charging does not start, because  $V_{IN}$  is below  $V_{UVLO}$  level when CHARGE goes high.
- F. After  $V_{\text{IN}}$  goes above  $V_{\text{UVLO}},$  another low-to-high transition at the CHARGE pin is required to start charging.






Performance Characteristics

Tests performed using application circuit shown in figure 6 (unless otherwise noted)




### Performance Characteristics, continued

Tests performed using application circuit shown in figure 6 (unless otherwise noted)




# Typical Switching Waveform



Symbol	Parameter	Units/Division
C1	V <sub>OUT</sub>	50 V
C2	V <sub>SW</sub>	10 V
C3	V <sub>BATT</sub>	5 V
C4	I <sub>Primary</sub>	500 mA
t	time	2 µs
Conditions	Parameter	Value
	V <sub>OUT</sub>	300 V
	V <sub>BATT</sub>	V <sub>IN</sub>


#### **IGBT** Drive Timing Definition






Performance Characteristics, continued IGBT Drive waveforms are measured with R-C load (12  $\Omega$ , 6800 pF)

## **IGBT** Drive Performance







# **Functional Description**

#### Overview

The A8436 is a photoflash capacitor charger control IC with adjustable input current limiting. It also integrates an IGBT driver for strobe operation of the flash tube, dramatically saving board space in comparison to discrete solutions for strobe flash operation. The control logic is shown in the functional block diagram.

The charging operation of the A8436 is started by a low-to-high signal on the CHARGE pin, provided that  $V_{IN}$  is above  $V_{UVLO}$  level. If CHARGE is already high before  $V_{IN}$  reaches  $V_{UVLO}$ , another low-to-high transition on the CHARGE pin is required to start the charging. When a charging cycle is initiated, the transformer primary side current,  $I_{Primary}$ , ramps up linearly at a rate determined by the combined effect of the battery voltage,  $V_{BATT}$ , and the primary side inductance,  $L_{Primary}$ . When  $I_{Primary}$  reaches the current limit,  $I_{SWLIM}$ , set by configuring the ILIM pin, the internal MOSFET is turned off immediately, allowing the energy to be pushed into the photoflash capacitor,  $C_{OUT}$ , from the secondary winding. The secondary side current drops linearly as  $C_{OUT}$  charges.

While the internal MOSFET switch is turned off, the output voltage,  $V_{OUT}$ , is sensed by a resistor string,  $R_1$  through  $R_3$ , connected between the anode of the output diode, D1, and ground. This resistor string forms a voltage divider that feeds back to the FB pin. The resistors must be sized to achieve a desired output voltage level based on a typical value of 1.205 V at the FB pin. As soon as  $V_{OUT}$  reaches the desired value, the charging process is terminated. The user may toggle the CHARGE pin to refresh the photoflash capacitor.

#### Switch On-Time and Off-Time Control

The A8436 implements an adaptive on-time/off-time control. (For circuit details, please refer to the the Control Logic block in the simplified Functional Block Diagram on page 2.) On-time duration,  $t_{ON}$ , is determined by input voltage,  $V_{IN}$ , transformer primary inductance,  $L_{Primary}$ , and the set current limit,  $I_{SWLIM}$ . Off-time duration,  $t_{OFF}$ , depends on the operating conditions during switch off-time. The A8436 applies its two charging modes, Fast Charging mode and Timer mode, according to those conditions.

### Fast Charging and Timer Modes

The IC operates in the Fast Charging mode when the photoflash capacitor,  $C_{OUT}$ , is only partially discharged. In Fast Charging mode, the converter operates near the discontinuous boundary, and a sensing circuit tracks the fly-back voltage at the SW node. As soon as this voltage swings below 1.2 V, the internal MOS-FET switch is turned on again, starting the next charging cycle.

The IC operates in the Timer mode when beginning to charge a completely discharged photoflash capacitor, usually when the output voltage,  $V_{OUT}$ , is less than approximately 10 to 20 V. Timer mode is a fixed 18  $\mu$ s off-time control. One advantage of the A8436 watchdog timer control scheme is that it limits the initial current surge and thus acts as a "soft-start." As shown in figure 3, the timer mode only lasts a small fraction of a second (usually < 100 ms). It can be recognized by its lower initial input charging current as a result of a lower duty cycle. As output voltage rises to more than 10 to 20 V, the adaptive Fast Charging mode takes over the control, raising the average input current level.




Figure 3. Sequencing of Timer mode and Fast Charging mode (time axis scale is 1 s per division)




## Charging Cycles for a Completely Discharged Photoflash Capacitor

Figure 4A. Initial two cyles of charging a completely discharged photoflash capacitor. In these two cycles, off-time ( $V_{SW}$  low) is controlled by the internal 18 µs timer (Timer mode). Note that, in the first cycle, I<sub>Primary</sub> starts near 0 A, but in the second cycle, it starts at a higher level. This indicates that the transformer core did not reset during the first cycle.

Figure 4B. During the intermediate cycles, the output voltage,  $V_{OUT}$ , has increased. I<sub>Secondary</sub> goes discontinuous, leading to the ringing of V<sub>SW</sub>. The amplitude of the ringing is not great enough, however, to pull V<sub>SW</sub> below 1.2 V, so the A8436 remains in Timer mode.

Figure 4C. The final cycle of Timer mode is shown, followed by a series of cycles in Fast Charging mode.  $V_{SW}$  is able to ring down below 1.2 V in every cycle as a result of increased  $V_{OUT}$ , triggering the turn-on of the main MOSFET switch.

Symbol	Parameter	Units/Division
C1	V <sub>OUT</sub>	50 V
C2	V <sub>SW</sub>	10 V
C3	VBATT	5 V
C4	I <sub>Primary</sub>	500 mA
t	time	5 µs
Conditions	Parameter	Value
	V <sub>BATT</sub>	V <sub>IN</sub>





To understand the Timer mode, it is noted that the secondary winding charge current,  $I_{Secondary}$ , decreases linearly at a rate of:

$$\frac{dI_{\text{Secondary}}}{dt} = \frac{V_{\text{OUT}}}{L_{\text{Primary}} \times N^2}$$
(1)

where:

 $I_{\text{Secondary}}$  is the secondary side current,  $L_{\text{Primary}}$  is the primary side inductance, and N is the transformer turns ratio ( $N_{\text{Secondary}}/N_{\text{Primary}}$ ).

As shown in the three panels of figure 4, when the A8436 charges a fully-discharged photoflash capacitor,  $I_{Secondary}$  decreases very slowly due to the low initial  $V_{OUT}$ . The A8436 internal timer (Timer mode) sets a maximum timeframe of 18  $\mu s$  for the off-time as long as the SW node voltage is greater than 1.2 V. When the off-time passes 18  $\mu s$ , the internal MOSFET switch is turned on, initiating the next charging cycle .

### Input Current Limiting

The peak input current,  $I_{SWLIM}$ , can be set to three levels by configuring the ILIM pin:

I <sub>SWLIM</sub> Setting (A)	ILIM Pin Connection
1.0	External ground
1.2	Float
1.4	Pull up to IC supply voltage with a 1 to 10 k $\Omega$ resistor

Lower input current offers the advantage of a longer battery lifetime. For faster charging time, however, use the highest current limit.

 $I_{SWLIM}$  may be adjusted during charging. Figure 5 shows a waveform of  $I_{SWLIM}$  being adjusted during charging.  $I_{SWLIM}$  is lowered from 1.4 to 1.2 A, and charging slows slightly at the lower current level.




Figure 5. Reducing I<sub>SWLIM</sub> during charging



# **Applications Information**

Transformer Design

**Turns Ratio.** The minimum transformer turns ratio, N, (Secondary:Primary) should be chosen based on the following formula:

$$N \ge \frac{V_{\text{OUT}} + V_{\text{D}}_{\text{Drop}}}{40 - V_{\text{BATT}}}$$
(2)

where:

 $V_{\rm OUT}$  (V) is the required output voltage level,

 $V_{\text{BATT}}$  (V) is the transformer battery supply, and

40 (V) is the rated voltage for the internal MOSFET switch,

representing the maximum allowable reflected voltage from the output to the SW pin.

For example, if  $V_{BATT}$  is 3.5 V and  $V_{D_Drop}$  is 1.7 V (which could be the case when two high voltage diodes were in series), and the desired  $V_{OUT}$  is 320 V, then the turns ratio should be at least 8.9.

In a worst case, when  $V_{BATT}$  is highest and  $V_{D_Drop}$  and  $V_{OUT}$  are at their maximum tolerance limit, N will be higher. Taking  $V_{BATT}$ = 5.5 V,  $V_{D_Drop}$  = 2 V, and  $V_{OUT}$  = 320 V × 102 % = 326.4 V as the worst case condition, N can be determined to be 9.5.

In practice, always choose a turns ratio that is higher than the calculated value to give some safety margin. In the worst case example, a minimum turns ratio of N = 10 is recommended.

**Primary Inductance**. The A8436 has a minimum switch off-time,  $t_{OFF(min)}$ , of 300 ns, to ensure correct SW node voltage sensing. As a loose guideline when choosing the primary inductance,

 $L_{Primary}$  (µH), use the following formula:

$$L_{\text{Primary}} \ge \frac{300 \times 10^{-9} \times V_{\text{OUT}}}{N \times I_{\text{SWLM}}} \quad . \tag{3}$$

Ideally, the charging time is not affected by transformer primary inductance. In practice, however, it is recommended that a primary inductance be chosen between 10  $\mu$ H and 20  $\mu$ H. When  $L_{Primary}$  is much lower than 10  $\mu$ H, the converter operates at higher frequency, which increases switching loss proportionally. This leads to lower efficiency and longer charging time. When  $L_{Primary}$  is greater than 20  $\mu$ H, the rating of the transformer must be dramatically increased to handle the required power density, and the series resistances are usually higher. A design that is optimized to achieve a small footprint solution would have an  $L_{Primary}$  of 12 to 14  $\mu$ H, with minimized leakage inductance and secondary capacitance, and minimized primary and secondary series resistance. Please refer to the table Recommended Components for more information.

**Leakage Inductance and Secondary Capacitance.** The transformer design should minimize the leakage inductance to ensure the turn-off voltage spike at the SW node does not exceed the 40 V limit. An achievable minimum leakage inductance for this application, however, is usually compromised by an increase in parasitic capacitance. Furthermore, the transformer secondary capacitance should be minimized. Any secondary capacitance is multiplied by N<sup>2</sup> when reflected to the primary, leading to high initial current swings when the switch turns on, and to reduced efficiency.




Figure 6. Typical circuit for photoflash application. Configured for I<sub>SWLIM</sub> of 1.4 A.

Symbol	Rating
C1	0.1 µF, X5R or X7R, 10 V
C2	4.7 μF, X5R or X7R, 10 V
D1	Fairchild Semiconductor BAV23S (dual diode connected in series)
T1	Tokyo Coil Engineering T-16-024A, L <sub>Primary</sub> = 12 μH, N = 10.2
R1, R2	1206 resistors, 1 %
R3	0603 resistor, 1 %
R4, R5	Pull-up resistors
R6, R7	Pull-down resistors



Adjusting Output Voltage

The A8436 senses output voltage during switch off-time. This allows the voltage divider network, R1 through R3 (see figure 6), to be connected at the anode of the high voltage output diode, D1, eliminating power loss due to the feedback network when charging is complete. The output voltage can be adjusted by selecting proper values of the voltage divider resistors. Use the following equation to calculate values for Rx ( $\Omega$ ):

$$\frac{R_1 + R_2}{R_3} = \frac{V_{\rm OUT}}{V_{\rm FB}} - 1 \ . \tag{4}$$

R1 and R2 together need to have a breakdown voltage of at least 300 V. A typical 1206 surface mount resistor has a 150 V breakdown voltage rating. It is recommended that R1 and R2 have similar values to ensure an even voltage stress between them. Recommended values are:

 $R1 = R2 = 150 \text{ k}\Omega (1206)$ 

 $R3 = 1.2 k\Omega (0603)$ 

which together yield a stop voltage of 303 V.

Using higher resistance values for R1, R2, and R3 does not offer significant efficiency improvement, because the power loss of the feedback network occurs mainly during switch off-time, and because the off-time is only a small fraction of each charging cycle.

#### **Output Diode Selection**

Choose the rectifying diode(s), D1, to have small parasitic capacitance (short reverse recovery time) while satisfying the reverse voltage and forward current requirements.

The peak reverse voltage of the diode,  $V_{D Peak}$ , occurs when the

internal MOSFET switch is closed, and the primary-side current starts to ramp-up. It can be calculated as:

$$V_{\rm D_Peak} = V_{\rm OUT} + N \times V_{\rm BATT} \,. \tag{5}$$

The peak current of the rectifying diode, ID\_Peak, is calculated as :

$$I_{\text{D. Peak}} = I_{\text{Primary Peak}} / N.$$
 (6)

### Input Capacitor Selection

Ceramic capacitors with X5R or X7R dielectrics are recommended for the input capacitor, C2. It should be rated at least 4.7  $\mu$ F/6.3 V to decouple the battery input, V<sub>BATT</sub>, at the primary of the transformer. When using a separate bias, V<sub>BIAS</sub>, for the A8436 VIN supply, connect at least a 0.1  $\mu$ F/6.3 V bypass capacitor to the VIN pin.

#### Layout Guidelines


Key to a good layout for the photoflash capacitor charger circuit is to keep the parasitics minimized on the power switch loop (transformer primary side) and the rectifier loop (secondary side). Use short, thick traces for connections to the transformer primary and SW pin.


Output voltage sensing circuit elements must be kept away from switching nodes such as SW pin. Make sure that there is no GND plane underneath R1 and R2, because parasitic capacitance to ground will affect sensing accuracy. It is important that the  $\overline{\text{DO}}$ NE signal trace be routed away from the transformer and other switching traces, in order to minimize noise pickup. In addition, high voltage isolation rules must be followed carefully to avoid breakdown failure of the circuit board.


Component	Rating	Part Number	Source
C1 Input Capacitor	0.1 μF, ± 10%, 16 V X7R ceramic capacitor (0603)	GRM188R71C104KA01D	Murata
C2 Input Capacitor	4.7 μF, ± 10%, 10 V, X5R ceramic capacitor (0805)	LMK212BJ475KG	Taiyo Yuden
COUT Photoflash Capacitor	330 V, 100 μF (or 19 to 180 μF)	EPH-331ELL101B131S	Chemi-Con
D1 Output Diode	2 x 250 V, 225 mA, 5 pF	BAV23S	Philips Semiconductor, Fairchild Semiconductor
	2 x 300 V, 225 mA, 5 pF	GSD2004S	Vishay
R1 and R2 FB Resistors	150 kΩ, <sup>1</sup> / <sub>4</sub> W ± 1% (1206)	9C12063A1503FKHFT	Yageo
R3 FB Resistors	1.20 kΩ <sup>1</sup> / <sub>10</sub> W ± 1% (0603)	9T06031A1201FBHFT	Yageo
	1:10.2, L <sub>Primary</sub> = 14.5 μH	LDT565630T-002	TDK
T1 Transformer	1:10.2, L <sub>Primary</sub> = 12 µH	T-16-024A	Tokyo Coil Engineering
	1:10, L <sub>Primary</sub> = 10.8 µH	ST-532517A	Asatech
	1:10.2, L <sub>Primary</sub> = 9.8 µH	SBL-5.6-1	Kijima-Musen




## Package EJ, 10-Contact TDFN/MLP









C PCB Layout Reference View

All dimensions nominal, not for tooling use (reference JEDEC MO-229WEED) Dimensions in millimeters Exact case and lead configuration at supplier discretion within limits shown


A Terminal #1 mark area

- Exposed thermal pad (reference only, terminal #1 identifier appearance at supplier discretion)

Reference land pattern layout (reference IPC7351 SON50P300X300X80-11WEED3M); All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5)



## Package LZ, 10-Contact MSOP



Copyright ©2005, 2007, Allegro MicroSystems, Inc.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com

